09/2004 THU 08:53 FAX 512



# FACSIMILE

### FREESCALE SEMICONDUCTOR LAW DEPARTMENT

DATE:

FROM:

September 9, 2004

TO:

(703) 308-1202 Office of Initial Patent Examination

(ADDRESSEE)

(EXTENSION)

USPTO (LOCATION)

(703) 746-9195 (FAX UMBER)

Pat Thomas for Joanna Chlu

(512) 996-6839

(SENDER)

(EXTENSION)

TOTAL NUMBER OF PAGES 10 (Including this page)

IF YOU HAVE ANY TROUBLE OR QUESTIONS WITH TRANSMISSION, OR HAVE RECEIVED IT IN ERROR, PLEASE CALL: (512) 996-6839

Docket No.: SC12888TH

Applicant: William C. Moyer et al.

Serial No.: 10/631,136

Art Unit:

2186

Filed:

July 31, 2003

#### ALL ITEMS MARKED WITH AN "X" ARE INCLUDED:

	· · · <u> </u>	
1.	х	1 page Facsimile Cover Sheet
2.	X	1 page Request for Correction of Filing Receipt
<u>2</u>	×	1 page Copy of Filing Receipt Showing Changes Requested
4.	×	1 page Copy of Fee Transmittal Submitted with Application
5	¥	1 page Copy of Claims as Surnitted with Application

Paid by Deposit Account 503079, Freescale Semiconductor, Inc.: \$0

If Applicant has overlooked any additional fees, or if any overpayment has been made, the Commissioner is hereby authorized to credit or debit Deposit Account 503079. Freescale Semiconductor, Inc.

> I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING FACSIMILE TRANSMITTED TO THE PATENT AND TRADEMARK OFFICE:

FREESCALE SEMICONDUCTOR LAW DEPARTMENT 7700 W. PARMER LANE MD: TX32/PL02 **AUSTIN, TEXAS 78729** Fax Number (512) 996-6854

NOTICE: This facsimile transmission may contain information that is confidential, privileged or exempt from disclosure under applicable law. It is intended only for the person to whom it is addressed. Unauthorized use, disclosure, copying or distribution may expose you to legal liability. If you have received this transmission in error, please immediately notify us by telephone (collect) to arrange for return of the documents received and any copies made. Thank you.

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n re Application of: William C. Moyer et al.	) Examiner: Unassigned
Serial No.: 10/631,136	) Group Art Unit: 2186
Filed: July 31, 2003	) Docket No.: SC12888TH
For: PREFETCH CONTROL IN A DATA PROCESSING SYSTEM	) ) )

OFFICE OF INITIAL PATENT EXAMINATION COMMISSIONER FOR PATENTS ALEXENDRIA, VA 22313-1450

## REQUEST FOR CORRECTION OF FILING RECEIPT

Applicants respectfully request correction of two errors on the USPTO Filing Receipt. In particular, through no fault of the Applicants, the number of total claims and the number of individual claims are incorrect. Applicants have provided a copy of the claims and the fee transmittal which were included with the original filing papers. Applicants respectfully request that total claims be changed to 23 and individual claims to 3.

A copy of the first page of the USPTO Filing Receipt showing the desired corrections is submitted with the present request.

Respectfully submitted,

Joanna G. Chiu

Attorney for Applicants Registration No. 43,629

Telephone No.: (512) 996-6849 Facsimile No.: (512) 996-6854

	1		-	Comp	ole.	Known			
FEE	Application Nu	mber							
TRANSMITTAL	Filing Date								
Patent (ees are subject to annual revision	First Named Inventor		Müllia	ım C. Mo	WAT				
Applicant claims small entity status. See 37 CFR 1.27	Examiner Name		YYIIIG	III O. IVIC	<i>y</i> 01		<del></del>		
	Group Art Unit				•				
TOTAL AMOUNT OF PAYMENT (S) 844									
	Attorney Dock	et No.	SC12	888TH	A.1	COLUMN (CONTOURS)			
METHOD OF PAYMENT (check all that apply	<del>                                     </del>		FEE	ÇAL	CULATION (continued)				
Check Credit card Money Order Other	3. ADDI					**			
X Deposit Account		Large Small Entity Entity							
Daposit Account Number 502117		Fee	 Fee	Fee	Fee				
Deposit Account Name Motorola, Inc.		Code	(5)	Code	<b>(S)</b>	Fee Description			
		1051	130	2051	65	Surcharge - late filing fee or oath			
The Director is authorized to: (check all that apply)  X Charge lee(s) indicated below X Credit any ov	erpayments	1052	50	2052	25	Surcharge - lare Provisional filing			
		1053	130	1053	130	Non-English specification			
Charge any additional fee(s) during the pendency of this app	plication	1812	2520	1812	2520	For filing a request for ex pane Reexamination			
Charge fees(s) indicated below, except for the filing fee to above-identified deposit account.	the	1804	920°	1804	920.	Recussing publication of SIA pnor io Examiner action			
Spore-locitines capter account		180G	1040*	1805	1 <b>840°</b>	Requesting publication of SIR after Examiner action			
FEE CALCULATION		1251	110	2251	55	Extension for rapty within first month			
		1252	410	2252	205	Extension for reply within accord month	<b></b>		
		1253 1254	930 1450	2253 2254	465 725	Extension for reply within third month	<b></b>		
1. Başıç filing fee		i .				Extension for recty within fourth month	$\vdash$		
La care Forth America Forth		1255 1401	1970 320	2255 2401	985 1 <b>60</b>	Extension for reply within lifth manth Notice of Appeal			
Large Entil Small Entity		1401	320	2401	ı	Manual or whitest			
Fee Fee Fee Fee	e Paid	1402 1403	320 280	2402 2403	160 140	Filing a bnef in support of an appeal Request for craf hearing Pedition to insulatie a public use			
		1451	1510	1451	1510 55	proceeding Pelition to revive – unavoidable			
1001 750 2001 375 Utility Bling fee 75	<u>•</u>	1452 1453	110 1300	2452 2453	550	Peuron to revive – unintentional	-		
1002 330 2002 165 Design filing fee 1003 520 2003 250 Plant filing ree	<del> </del>	1501	1300	2501	650	Utility Issue (se (or reissue)	<del></del>		
1004 750 2004 375 Relssue filing fee		1502	470	2502	235	Design Issue fee			
1005 160 2005 80 Provisional illing fee		1503	630	2503	315	Plant issue fee	<u> </u>		
SUBTOTAL (1) (S) 750		1450 1607	130 50	1460 1807	130 50	Petitions to the Commissioner Processing (se under 37 CFR 1.17(g)	<del>  </del>		
	<u> </u>	1806	150	1906	180	Submission of IOS	<b>├</b>		
2. EXTRA CLAIM FEES  Previously Extra Fee from		8021	40	6021	40	Recording cach patent assignment	40		
Paid** Claims below	Fee Paid = 54	1809	750	2809	375	per property (times number of property) Filling a submission after linal			
	4					rejection (37 CFR § 1.129(a))			
Multiple Dependent 280	•	1010	750	2810	375	For each additional invention to be examined (37 CFR § 1.129(b))	L		
Large Entit Small Entity		1801	750	2801	375	Request for Continued Examination			
y Fou Foe Fee Fee						(RCE)			
Code (S) Code (S) Fee Description	n	1802	800	1802	900	Request for expeging an action of a design application			
1202 18 2202 9 Claims in excess of 20 1201 84 2201 22 Independent claims in excess of 3		Other fee	(specify)			or a design apparation			
1203 280 2203 140 Multiple dependent claim, if not pate			• • • • • • • • • • • • • • • • • • • •						
1204 84 2204 42 Ressue independent claims over	onginal paten:								
1205 18 2205 9 'Reissue claims in excess of 20 and patent	d over original								
SUBTOTAL (2) (5) 54 "OR NUMBER PREVIOUSLY PAID, IF GREATER THAN STANDARD ALLOWANCE	Reduced by Basic Filing Fee paid SUBTOTAL (3) (8) 40								
*For Reissues, see above									
SUBMITTED BY						Complete (if applicable)			
Name (Pnn/Type) Joanna G/ Chiu		Registrat	ton No.	43,629		Telephone (512)99	6-6839		
7/21/02									
Signature Date 7.31.03									

## **CLAIMS**

- 1. A data processing system, comprising:
  - a first master;
- storage circuitry, coupled to the first master, for use by the first master;
  - a first control storage circuit which stores a first prefetch limit; a prefetch buffer; and
  - prefetch circuitry, coupled to the first control storage circuit, to
    the prefetch buffer, and to the storage circuitry, said
    prefetch circuitry selectively prefetches a predetermined
    number of lines from the storage circuitry into the prefetch
    buffer, wherein the first prefetch limit controls how many
    prefetches occur between misses in the prefetch buffer.

15

20

25

- 2. The data processing system of claim 1, further comprising:
  a first prefetch counter, wherein the prefetch circuitry selectively prefetches the predetermined number of lines from the storage circuitry into the prefetch buffer based on the first prefetch counter.
- 3. The data processing system of claim 1, further comprising:

  a second master, wherein the storage circuitry is coupled to the second master and is for use by the second master; and a second control storage circuit which corresponds to the second master and stores a second prefetch limit.

- 4. The data processing system of claim 3, wherein the first prefetch limit controls how many prefetches for the first master occur between misses in the prefetch buffer on read requests from the first master, and wherein the second prefetch limit controls how many prefetches for the second master occur between misses in the prefetch buffer on read requests from the second master.
- 5. The data processing system of claim 3, further comprising:

  a first prefetch counter, wherein the prefetch circuitry selectively

  prefetches the predetermined number of lines for the first

  master from the storage circuitry into the prefetch buffer

  based on the first prefetch counter; and

  a second prefetch counter, wherein the prefetch circuitry

  selectively prefetches a predetermined number of lines for

  the second master from the storage circuitry into the

  prefetch buffer based on the second prefetch counter.
  - 6. The data processing system of claim 3, wherein the prefetch circuitry:
- selectively prefetches the predetermined number of lines for the first master based on the first prefetch counter in response to at least one of a hit or a miss in the prefetch buffer corresponding to an access request from the first master; and
- selectively prefetches the predetermined number of lines for the second master based on the second prefetch counter in response to at least one of a hit or a miss in the prefetch

10

15

buffer corresponding to an access request from the second master.

- 7. The data processing system of claim 1, wherein the prefetch
  5 circuitry selectively prefetches the predetermined number of lines in response to at least one of a hit or a miss in the prefetch buffer.
  - 8. The data processing system of claim 1, wherein the first control storage circuit is programmable.
  - 9. The data processing system of claim 1, further comprising a request monitor coupled to the first control storage circuitry, wherein the request monitor selectively updates the prefetch limit based on a number of buffer hits in the prefetch buffer accessed between two misses in the prefetch buffer.
    - 10. A method for performing prefetch in a data processing system, comprising:
- receiving a plurality of access requests from a master to access

  storage circuitry; and

  using a prefetch limit to limit a number of prefetches performed

  between misses in a prefetch buffer resulting from at least a

  portion of the plurality of access requests.
- 25 11. The method of claim 10, further comprising providing a prefetch control circuit to store the prefetch limit.

- 12. The method of claim 10, wherein using the prefetch limit to limit the number of prefetches comprises:
  - counting prefetches after a miss in the prefetch buffer to determine when the prefetch limit is reached.

- 13. The method of claim 12, wherein each prefetch prefetches a single line from the storage circuitry.
- 14. The method of claim 13, wherein each single line prefetch is
  performed in response to at least one of a hit or a miss in the prefetch buffer.
  - 15. A method for performing prefetch in a data processing system, comprising:
- receiving a read request from a master to access storage circuitry;
  - determining whether the read request results in a hit or a miss in a prefetch buffer;
- if the read request results in a hit, selectively performing a

  prefetch of a predetermined number of lines from the
  storage circuitry into the prefetch buffer based at least in
  part on a prefetch counter reaching a first value; and
  if the read request results in a miss, performing a demand fetch
  in response to the read request and setting the prefetch
  counter to a second value.
  - 16. The method of claim 15, wherein selectively performing the prefetch of the predetermined number of lines is further based on

whether or not the predetermined number of lines is already present in the prefetch buffer.

- 17. The method of claim 16, further comprising:
- prefetching the predetermined number of lines from the storage circuitry and updating the prefetch counter when the read request results in a hit, the prefetch counter has not reached the first value, and the predetermined number of lines is not already present in the prefetch buffer.

- 18. The method of claim 17, wherein the second value corresponds to a prefetch limit and wherein updating the counter comprises decrementing the prefetch counter.
- 15 19. The method of claim 17, wherein the first value corresponds to a prefetch limit and wherein updating the counter comprises incrementing the prefetch counter.
  - 20. The method of claim 16, further comprising:
- not prefetching from the storage circuitry when the read request results in a hit and the prefetch counter has reached the first value.
- 21. The method of claim 15, further comprising prefetching a
   predetermined number of lines from the storage circuitry when the read request results in a miss.

,5

- 22. The method of claim 15, wherein selectively performing a prefetch of a predetermined number of lines from the storage circuitry into the prefetch buffer based at least in part on a prefetch counter reaching a first value is performed such that the predetermined number of lines comprises only a single line.
- 23. The method of claim 15, further comprising:

  receiving a master identifier corresponding to the master; and
  selecting the prefetch counter from a plurality of prefetch
  counters based on the master identifier.



#### United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Des 1450

Yanamar 22313-1450

FILING OR 371 DRAWINGS TOT CLMS IND CLMS ART UNIT FIL FEE REC'D ATTY.DOCKET NO APPL NO. (c) DATE 750 SC12888TH 10/631,136 07/31/2003 2186

CONFIRMA

23125 MOTOROLA INC **AUSTIN INTELLECTUAL PROPERTY** LAW SECTION 7700 WEST PARMER LANE MD: TX32/PL02 **AUSTIN, TX 78729** 

FILING RECEIPT OC000000011859397

Date Mailed: 02/10/2004

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

William C. Moyer, Dripping Springs, TX; Lea Hwang Lee, Austin, TX; Afzal M. Malik, Austin, TX;

Domestic Priority data as claimed by applicant

Foreign Applications

If Required, Foreign Filing License Granted: 10/28/2003

Projected Publication Date: 02/03/2005

Non-Publication Request: No

Early Publication Request: No

FEB K6 2004 Motor - Law Doys.

Title

Prefetch control in a data processing system